

Self-Referenced 32-kHz Rotating Capacitor Relaxation Oscillator with Chopped Comparator Offset-Voltage Cancellation

Josip Mikulić*, Gregor Schatzberger*, and Adrijan Barić†

*ams AG, Tobelbader Strasse 30, Premstaetten 8141, Austria

†University of Zagreb, Faculty of Electrical Engineering and Computing, Unska 3, Zagreb, Croatia
josip.mikulic@ams.com

Abstract—This work presents a novel relaxation oscillator architecture using a rotating capacitor integrator and a chopped comparator. The oscillator is self-referenced, using the resistor instead of the current source, together with the reference voltage realized with the resistor divider connected to the supply voltage. The oscillator prototype is designed and manufactured in 180 nm technology, typically consumes 1.5 μA at 32 kHz, has a frequency variation of $\pm 0.44\%$ in the temperature range from -40 to 105°C and $\pm 0.3\%$ in the power supply range from 1.62 to 1.98 V. The oscillator has a start-up time of 15.4 μs and is operational in the low supply voltage range.

I. INTRODUCTION

The demand for fully integrated, low-power consumption clock generators is growing with the expansion of the mobile and wearable electronic industry. Although the MEMS, XTAL and LC resonators offer significant performance advantages for such applications, they lack cost efficiency due to unacceptable design and assembly complexity, together with excessive die size [1]–[4]. For this reason, relaxation oscillators for systems-on-chip are being studied on a large scale. They have the advantages of compatibility with monolithic integration, low-power consumption, and small device area and are superior to Wien bridge and ring oscillators in terms of frequency stability. Consequently, several advances in relaxation oscillator architectures have been reported in [5]–[10] that achieve good accuracy in temperature and power supply variations while maintaining low-power consumption and area efficient design.

This work extends this research and introduces a novel relaxation oscillator architecture using a self-chopped comparator built on top of the rotating capacitor-integrator block. This improves the performance of the oscillator by canceling the offset-voltage of the comparator. In addition, the current and voltage references that are normally part of clock generation systems are replaced by reference resistor and voltage divider, allowing a more compact device area and further reducing power consumption.

This work is organized as follows. The oscillator architecture is presented in Section II. Section III shows the measurement results together with the performance comparison with other low power frequency relaxation oscillators. The final conclusions are presented in Section IV.

II. OSCILLATOR ARCHITECTURE

The schematic of the proposed relaxation oscillator with rotating capacitor integrator and chopped comparator is shown in Fig. 1. The oscillator consists of a rotating capacitor block, reference resistor block, reference voltage generator, chopper block, comparator block, and output buffers.

The rotating capacitor block integrates the incoming current from the reference resistor R_{REF} . The polarity rotation of the capacitor at the end of each half-cycle effectively discharges the capacitors, initiating the start of the next half-cycle. With this, only one integrating unit is necessary, effectively reducing the needed on-chip reference capacitance by the factor of two, and significantly improving the duty cycle by eliminating mismatch between the capacitors in two different half-cycles. Furthermore, the output of the integrator block is connected to the chopped comparator, which compares the integration voltage VC with the reference voltage V_{REF} and also provides feedback to the integrator block and chopper control logic, thus maintaining the oscillation. The oscillator assumes non-overlapping signals $B0$ and $XB0$ during the active state, where the non-overlapping generator schematics are omitted in Fig. 1 and its influence on the timing can be neglected because of low frequency of the oscillator.

The detailed operation of the circuit is explained with reference to the waveforms shown in Fig. 2. It is assumed that at $t = t_0$ the voltage reference V_{REF} is set to the value defined by the resistor divider (R_1 and R_2):

$$V_{REF} = V_{DD} \cdot \frac{R_1}{R_1 + R_2}, \quad (1)$$

and all signals are forced by the start circuit to the default state (not shown in the schematics). Consequently, as defined by the state of the signals $B0$ and $XB0$, at $t = t_0$ the circuit is in the state $\Phi 1$, where the rotating capacitor signals $VC1$ and $VC2$ are connected to $VC1 \mapsto GND$ and $VC2 \mapsto VC$, and the comparator input signals $A1$ and $A2$ are mapped as $A1 \mapsto VC$ and $A2 \mapsto V_{REF}$.

Furthermore, the total capacitance connected to the signals $A1 \mapsto VC2 \mapsto VC$ is equal to C_{REF} and it is charged via the reference resistor R_{REF} with the time constant $\tau_{REF} =$




Fig. 1. The simplified schematic of the proposed relaxation oscillator, consisting of a rotating capacitor integrator, reference resistor, voltage reference generator, chopper block, comparator, and buffer block.

$R_{REF} \cdot C_{REF}$. Consequently, the following equation is valid in the time interval $\langle t_0 \rightarrow t_2 \rangle$:

$$A1(t) = VC(t) = V_{DD} \cdot \left[1 - \exp\left(-\frac{t-t_0}{\tau_{REF}}\right) \right]. \quad (2)$$

At $t = t_1$ the signal $A1$ becomes equal to the reference voltage $A2 \mapsto V_{REF}$. However, the comparison only starts at $t = t'_1$ when the signal $A1$ becomes equal to $V_{REF} + V_{OFF}$, resulting from the influence of the offset-voltage of the comparator. Furthermore, due to the propagation delay of the comparator, additional time is required to change the state of the comparator output $B0$ from low to high, namely t_{dlh} , meaning the signal $B0$ becomes high at $t = t_2$.

Since the change of the signal $B0$ is followed by the change of the signals $XB0$ and CLK , the state of the chopper and the rotating capacitor changes from Φ_1 to Φ_2 at $t = t_2$. Since the charges of two segments of the capacitor with the capacitance $C_{REF}/2$ at $t = t_{2-}$ are equal, the charges at $t = t_{2+}$ are redistributed between the two capacitors, meaning that $VC1 = VC2 = VC = 0$.

Since the circuit is in state Φ_2 , the rotating capacitor signals $VC1$ and $VC2$ are now connected to $VC1 \mapsto VC$ and $VC2 \mapsto GND$, and the comparator input signals $A1$ and $A2$ are mapped as $A1 \mapsto V_{REF}$ and $A2 \mapsto VC$.

Consequently, the total capacitance connected to the signals $A2 \mapsto VC1 \mapsto VC$ is equal to C_{REF} and it is charged via the reference resistor R_{REF} with the time constant $\tau_{REF} = R_{REF} \cdot C_{REF}$. Thus the following applies in the time interval $\langle t_2 \rightarrow t_4 \rangle$:

$$A2(t) = VC(t) = V_{DD} \cdot \left[1 - \exp\left(-\frac{t-t_2}{\tau_{REF}}\right) \right]. \quad (3)$$

At $t = t_3$ the signal $A2$ becomes equal to the reference voltage $A1 \mapsto V_{REF}$. However, the comparison had already started at $t = t'_3$ when the signal $A2$ was equal to $V_{REF} -$

V_{OFF} , resulting from the influence of the offset-voltage of the comparator. Furthermore, due to the propagation delay of the comparator, additional time is needed to change the state of the comparator output $B0$ from high to low, namely t_{dhl} , which means that the signal $B0$ becomes low at $t = t_4$.




Fig. 2. The signal waveforms of the proposed relaxation oscillator.

Since the change of the signal $B0$ is followed by the change of the signals $XB0$ and CLK , the state of the chopper and the rotating capacitor changes from Φ_2 to Φ_1 at $t = t_4$. Again the charges of two segments of the capacitor are redistributed at $t = t_{4+}$, which means that $VC1 = VC2 = VC = 0$.

Due to identical initial signal conditions and chopper states at the times t_0 and t_4 , an oscillation cycle is completely described within this time interval, and the identical operation is then repeated. Therefore the oscillation period can be expressed as the sum of the duration of two half-cycle phases (Φ_1 and Φ_2):

$$T_{osc} = t_{\Phi_1} + t_{\Phi_2}, \quad (4)$$

where

$$t_{\Phi_1} = t_2 - t_0, \quad (5)$$

and

$$t_{\Phi_2} = t_4 - t_2. \quad (6)$$

Taking into account (2)–(6), the duration of the two half-cycle phases can be expressed as follows:

$$t_{\Phi_1} = -\tau_{REF} \cdot \ln \left(1 - \frac{V_{REF} + V_{OFF}}{V_{DD}} \right) + t_{dlh}, \quad (7)$$

and

$$t_{\Phi_2} = -\tau_{REF} \cdot \ln \left(1 - \frac{V_{REF} - V_{OFF}}{V_{DD}} \right) + t_{dlh}. \quad (8)$$

In addition, by combining (4), (7), and (8), the oscillation period T_{osc} can be expressed as

$$T_{osc} = -\tau_{REF} \cdot \ln \left[\left(1 - \frac{V_{REF}}{V_{DD}} \right)^2 - \left(\frac{V_{OFF}}{V_{DD}} \right)^2 \right] + t_d, \quad (9)$$

where

$$t_d = t_{dlh} + t_{dlh}. \quad (10)$$

By making the following assumption:

$$\left(1 - \frac{V_{REF}}{V_{DD}} \right)^2 \gg \left(\frac{V_{OFF}}{V_{DD}} \right)^2, \quad (11)$$

which is generally valid for this type of oscillators, and also taking into account (1) and (10), the expression for the period of oscillation is reduced to:

$$T_{osc} = 2 \cdot R_{REF} \cdot C_{REF} \cdot \ln \left(1 + \frac{R_1}{R_2} \right) + t_d. \quad (12)$$

Considering the operation of the oscillator, choosing larger V_{REF} results in larger signal swing that reduces the influence of noise and propagation delay of the comparator (t_d), however, the assumption made in (11) is not fulfilled if V_{REF} is very close to V_{DD} . If the ratio of the resistors $R_1/R_2 = e - 1$ is chosen, the reference voltage is set to approximately $V_{REF} = 0.632 \cdot V_{DD}$, fulfilling both conditions. With this, the integrating signal amplitude is appropriate for a comparator with nMOS input pair, and the oscillation period expression simplifies to:

$$T_{osc} = 2 \cdot R_{REF} \cdot C_{REF} + t_d. \quad (13)$$

Seen from the equation, the oscillation period is determined by the time constant defined by the reference capacitor and resistor (R_{REF} and C_{REF}) and the propagation delay of the comparator t_d . Other contributions to the oscillation frequency that are not considered in the equation are the logic propagation delay, switching non-idealities, the influence of the parasitics, and other process-related effects.

III. MEASUREMENT RESULTS

In order to verify the proposed oscillator architecture, the oscillator prototype was designed in 180 nm CMOS technology and 5 test-chip samples were manufactured. The micro-photograph of the chip prototype is shown in Fig. 3. The oscillator consumes $1.5 \mu\text{A}$ at a nominal power supply of 1.8 V, with an average nominal frequency of 34.5 kHz and a process sensitivity of $\sigma=0.5\%$ before calibrating the center frequency to 32 kHz. The typical measured start-up time is $15.4 \mu\text{s}$.

The measured frequency variation versus the temperature and power supply change is shown in Fig. 4 and Fig. 5, respectively. The figures show that the frequency variation versus temperature is $\pm 0.44\%$ in the temperature range from -40 to 105°C , while the frequency variation versus power supply is $\pm 0.3\%$ in the supply range from 1.62 to 1.98 V.

In addition, the frequency of the oscillator was measured in the low supply voltage range, down to 0.9 V. For this test-case the measured frequency error against the supply voltage is shown in Fig. 6, evaluated at different temperatures (-40°C , 25°C , 105°C). From the figure it can be seen that the oscillator frequency is minimally affected at the supply voltage of more than 1.1 V, whereby the relative frequency variation less than $\pm 0.5\%$.

In the end, the performance comparison between the other recently reported low frequency, energy efficient relaxation oscillators is shown in Table I. First, the proposed oscillator provides a compact design that is smaller or comparable to other 180 nm designs and designs in smaller technology nodes. In addition, although the proposed oscillator is less energy efficient compared to the other designs, it has an excellent frequency stability and a very short start-up time, specifically




Fig. 3. Die micro-photograph of the manufactured test-chip. The overall area of the oscillator is 0.113 mm^2 .

TABLE I
PERFORMANCE COMPARISON OF RECENTLY REPORTED LOW-POWER ON-CHIP RELAXATION OSCILLATORS

	Year	Process [nm]	Area [mm ²]	Freq. [kHz]	Power [μ W]	Supply [V]	Temperature variation [%]	Line sensitivity [%]	Energy/cycle [nW/kHz]	Start-up time
Paidimarri [6]	2016	65	0.032	18.5	0.13	1	± 0.55 @ $-40\sim 90^\circ\text{C}$	± 0.25 @ $0.95\sim 1.05\text{V}$	7.03	4 cyc.
Sebastiano [7]	2009	65	0.11	100	41	1.2	$\pm 1.1^a$ @ $-22\sim 85^\circ\text{C}$	± 0.1 @ $1.12\sim 1.39\text{V}$	410	10 ms
Tsubaki [8]	2013	180	0.105	32.5	0.472	1	± 0.84 @ $-40\sim 100^\circ\text{C}$	± 0.44 @ $1.0\sim 1.8\text{V}$	14.5	108 μ s
Tokairin [9]	2012	90	0.12	100	0.28	0.8	± 0.68 @ $-40\sim 90^\circ\text{C}$	± 0.82 @ $0.725\sim 0.9\text{V}$	2.80	1 cycle
Asano [10]	2016	180	0.19	32.7	0.054	0.85	± 1.19 @ $-40\sim 80^\circ\text{C}$	± 0.89 @ $0.85\sim 1.85\text{V}$	1.66	NA
This work	2021	180	0.113	32	2.7	1.8	± 0.44 @ $-40\sim 105^\circ\text{C}$	± 0.3 @ $1.62\sim 1.98\text{V}$	84	15.4 μs

^aExternal references.




Fig. 4. Frequency error vs. temperature, measured in the temperature range from -40 to 105°C on 5 test-chip samples.




Fig. 5. Frequency error vs. power supply voltage, measured in the power supply range from 1.62 to 1.98 V on 5 test-chip samples.

less than half of the period. Finally, it is worth mentioning that reducing the power level of the designed oscillator is feasible at the price of lower frequency accuracy.

IV. CONCLUSION

In this work a self-referenced low power relaxation oscillator was presented. After implementing the offset voltage compensation with a chopped comparator on the variable capacitor integrator, the oscillator shows a frequency deviation of $\pm 0.44\%$ in the temperature range from -40 to 105°C and $\pm 0.3\%$ in the power supply range from 1.62 to 1.98 V.

The proposed architecture is fully compatible with monolithic integration, has relatively low-power consumption, short start-up time, and a wide operating power supply range, and is also suitable for various portable, battery-powered and mobile applications.

REFERENCES

- [1] W. T. Medeiros, H. Klimach and S. Bampi, "Ultra-Low Power Relaxation Oscillators survey: Design Trends and Challenges," 2020 IEEE 3rd Conference on PhD Research in Microelectronics and Electronics in Latin America (PRIME-LA), San Jose, Costa Rica, 2020, pp. 1-4.
- [2] Y. Tokunaga, S. Sakiyama, A. Matsumoto, and S. Dosho, "An on-chip CMOS relaxation oscillator with voltage averaging feedback," IEEE J. Solid-State Circuits, vol. 45, no. 6, pp. 1150-1158, 2010.
- [3] J. Wang and W. L. Goh, "A 13.5-MHz relaxation oscillator with $\pm 0.5\%$ temperature stability for RFID Application," Circuits and Systems (ISCAS) IEEE International Symposium on, pp. 2431-2434, 2016.
- [4] Y. Cao, R. Yan, H. Zhang, and Z. Hong, "An on-chip CMOS relaxation oscillator with 29.69ppm/ $^\circ\text{C}$ temperature coefficient," in 2016 13th




Fig. 6. Frequency error vs. power supply voltage, measured in the power supply range from 0.9 to 1.8 V at three temperatures (-40°C , 25°C , 105°C) on one test-chip sample.

- IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), 2016, pp. 940–942.
- [5] K. Hsiao, "A 32.4 ppm/C 3.2-1.6V self-chopped relaxation oscillator with adaptive supply generation," 2012 Symposium on VLSI Circuits (VLSIC), Honolulu, HI, 2012, pp. 14-15.
- [6] A. Paidimarri, D. Griffith, A. Wang, G. Burra, and A. P. Chandrakasan, "An RC oscillator with comparator offset cancellation," *IEEE J. Solid-State Circuits*, vol. 51, pp. 1866-1877, 2016.
- [7] F. Sebastiano, L. J. Breems, K. Makinwa, S. Drago, D. Leenaerts, and B. Nauta, "A low-voltage mobility-based frequency reference for crystal-less ULP radios," *IEEE J. Solid-State Circuits*, vol. 44, no. 7, pp. 2002-2009, 2009.
- [8] K. Tsubaki, T. Hirose, N. Kuroki, and M. Numa, "A 32.55-kHz 472-nW 120ppm/°C fully on-chip variation tolerant CMOS relaxation oscillator for a real-time clock application", European Solid-State Circuits Conference (ESSCIRC), pp. 315-318, 2013.
- [9] T. Tokairin, et al., "A 280nW, 100kHz, 1-cycle start-up time, on-chip CMOS relaxation oscillator employing a feed-forward period control scheme," in Proc. Dig. Symp. VLSI Circuits, pp. 16-17, 2012.
- [10] H. Asano et al., "A 1.66-nW/kHz, 32.7-kHz, 99.5ppm/C fully integrated current-mode RC oscillator for real-time clock applications with PVT stability," ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference, Lausanne, 2016, pp. 149-152.